Abstract
Modern many-core CMPs and MPSoC embedded systems integrate different cores. A 2D mesh interconnects the routers at each core providing system reconfigurability which for instance allows the bypassing of specific routes due to faults or congestion. In this work, a class-based many-core architecture with reconfigurable classes and a 2D Mesh-based on-chip interconnection network is considered. We present an affinity- and distanceaware thread scheduling scheme and migration policies for a reconfigurable heterogeneous class-based 2D Meshinterconnected many-core CMP. We also present a simulator for evaluating various scheduling and migration algorithms. The simulation results reveal that scheduling algorithms which both consider core affinity and support distance-based migration outperform the other considered algorithms in reconfigurable many-core architectures.
Related Journals
Recent Patents on Computer Science
Current E-Learning
Current Computer Science
International Journal of Sensors, Wireless Communications and Control
Recent Advances in Computer Science and Communications
Journal of Fuzzy Logic and Modeling in Engineering
The Chinese Journal of Artificial Intelligence
Current Chinese Computer Science
Related Books
Computational Intelligence For Data Analysis
Applied Machine Learning and Multi-Criteria Decision-Making in Healthcare
A First Course in Artificial Intelligence
Artificial Intelligence: Models, Algorithms and Applications
Advanced Computing Techniques: Implementation, Informatics and Emerging Technologies
Handbook of Mobile Application Development: A Guide to Selecting the Right Engineering and Quality Features
Applications of Modern High Performance Networks
Arduino Meets Matlab: Interfacing, Programs and Simulink
Arduino and SCILAB based Projects
Application of Chaos and Fractals to Computer Vision