Nano-FET Devices: Miniaturization, Simulation, and Applications (Part 1)

Unravelling Reliability Challenges and Scalability Effects in HJ-DGV-TFET: A Study of Hetero Buried and Stacked Buried Configurations

Author(s): Karthik Nasani*, Brinda Bhowmick, Puspa Devi Pukhrambam and Shruthi Gajula

Pp: 124-166 (43)

DOI: 10.2174/9789815313802125010008

* (Excluding Mailing and Handling)

Abstract

This research aims to explore the complex challenges regarding reliability and scalability in Heterojunction Dual Gate Vertical Tunnel Field Effect Transistors (HJDGV-TFET). Specifically, it focuses on comparing the hetero buried and stacked buried configurations. The study thoroughly examines factors affecting reliability, such as traps, noise susceptibility, lateral straggle, self-heating, and scalability effects. These factors collectively impact the performance and lifespan of advanced electronic devices. Through extensive simulations under different operational conditions, this investigation quantifies and compares the influence of these reliability issues in both configurations. Additionally, the study delves into how HJ-DGV-TFETs maintain their reliability as technology continues to scale down.


Keywords: Hetero buried oxide, HJ-DGV-TFET, Noise, Oxide thickness, Stacked buried oxide, Source doping, Traps, Temperature variations.

Related Journals
Related Books
© 2025 Bentham Science Publishers | Privacy Policy