Login Register Cart 0
Generic placeholder image

Recent Patents on Nanotechnology

Editor-in-Chief

ISSN (Print): 1872-2105
ISSN (Online): 2212-4020

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

Analysis of Lanthanum Oxide Based Double-Gate SOI MOSFET using Monte-Carlo Process

Author(s): Pattunnarajam Paramasivam*, Naveenbalaji Gowthaman and Viranjay M. Srivastava

Volume 19, Issue 2, 2025

Published on: 10 January, 2024

Page: [282 - 295] Pages: 14

DOI: 10.2174/0118722105273476231201073651

Price: $65

Abstract

Introduction: This work proposes a Double-Gate (DG) MOSFET with a Single Material made of Silicon On-Insulator (SOI). The Lanthanum Oxide material with a high k-dielectric constant has been used as an interface between two gates and the channel. The Monte Carlo analysis has been used to determine the Conduction Band Energy (Ec) profiles and electron sheet carrier densities (ns) for a Silicon channel thickness (tsi) of 10 nm at 0.5 V gate drain-source voltages. The transverse electric fields are weak at the midchannel of DG SOI MOSFETs, where quantum effects are encountered. The Monte Carlo simulation has been confirmed to be effective for high-energy transport. A particle description reproduces the granularity property of the transport for nanoscale modeling.

Methods: This work utilizes a Monte Carlo (MC) Simulation for the proposed Double Gate Single Material Silicon On Insulator MOSFET with (La2O3=2 nm) as dielectric oxide on upper and lower gate material. The electrical properties of the DG SOI MOSFETs with Lanthanum Oxide were analyzed using Monte Carlo simulation, including the conduction band energy, electric field, potential distribution, particle movement, and average velocity.

Results: The peak electric field (E) simulation results and an average drift velocity (υavg) of 6x105 V/cm and 1.6x107 cm/s were obtained, respectively. The conduction band energy for the operating region of the source has been observed to be 4% to the drain side, which obtained a value of -0.04 eV at the terminal end.

Conclusion: This proposed patent design, such as double-gate SOI-based devices, is the best suggestion for significant scalability challenges. Emerging technologies reach the typical DG SOI MOSFET's threshold performance when their geometrical dimensions are in the nanometer region. This device based on nanomaterial compounds has been more submissive than conventional devices. The nanomaterials usage in the design is more suitable for downscaling and reducing packaging density.

Keywords: Lanthanum oxide, monte carlo simulation, double-gate MOSFET, quantum effects, potential distribution, particle transport, drift velocity, conduction band energy, packing density.

« Previous Next »
Graphical Abstract

[1]
Reddy GV, Kumar MJ. Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study. Microelectronics 2004; 35(9): 761-5.
[http://dx.doi.org/10.1016/j.mejo.2004.06.003]
[2]
Khakifirooz A, Cheng K, Jagannathan B, et al. Fully depleted extremely thin SOI for mainstream 20 nm low-power technology and beyond. IEEE International Solid-State Circuits Conference - (ISSCC). San Francisco, CA, USA. 2010; pp. 152-153..
[http://dx.doi.org/10.1109/ISSCC.2010.5434014]
[3]
Veeraraghavan S, Fossum JG. Short-channel effects in SOI MOSFETs. IEEE Trans Electron Dev 1989; 36(3): 522-8.
[http://dx.doi.org/10.1109/16.19963]
[4]
Srivastava VM, Yadav KS, Singh G. Double-pole four-throw RF CMOS switch design with double-gate transistors 2010 Annual IEEE India Council Int Conference (INDICON). India. 2010; pp. 1-4.
[http://dx.doi.org/10.1109/INDCON.2010.5712754]
[5]
Srivastava VM. Scaling effect of CSDG MOSFET: A device beyond 22 nm technology 4th Int Conf on Advanced Computing and Communication Systems (ICACCS). India. 2017; pp. 1-5.
[http://dx.doi.org/10.1109/ICACCS.2017.8014562]
[6]
Veeraraghavan S, Fossum JG. A physical short-channel model for the thin-film SOI MOSFET applicable to device and circuit CAD. IEEE Trans Electron Dev 1988; 35(11): 1866-75.
[http://dx.doi.org/10.1109/16.7399]
[7]
Srivastava VM. Relevance of VEE programming for measurement of MOS device parameters IEEE International Advance Computing Conference (IACC). Patiala, India. 2009; pp. 205-9.978-981-08-2465-5
[8]
Kumar MJ, Chaudhry A. Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs. IEEE Trans Electron Dev 2004; 51(4): 569-74.
[http://dx.doi.org/10.1109/TED.2004.823803]
[9]
Chaudhry A, Kumar MJ. Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET. IEEE Trans Electron Dev 2004; 51(9): 1463-7.
[http://dx.doi.org/10.1109/TED.2004.833961]
[10]
Joachim HO, Yamaguchi Y, Ishikawa K, Inoue Y, Nishimura T. Simulation and two-dimensional analytical modeling of subthreshold slope in ultrathin-film SOI MOSFETs down to 0.1 mu m gate length. IEEE Trans Electron Dev 1993; 40(10): 1812-7.
[http://dx.doi.org/10.1109/16.277338]
[11]
Gámiz F, Sampedro C, Donetti L, Godoy A. Monte-carlo simulation of ultra-thin film silicon-on-insulator MOSFETS. Frontiers in Electronics 2014; pp. 1-32.
[http://dx.doi.org/10.1142/9789814583190_0001]
[12]
Winstead B, Ravaioli U. Simulation of Schottky barrier MOSFETs with a coupled quantum injection/Monte Carlo technique. IEEE Trans Electron Dev 2000; 47(6): 1241-6.
[http://dx.doi.org/10.1109/16.842968]
[13]
Das SK, Nanda U, Biswal SM, Pandey CK, Giri LI. Performance analysis of gate-stack dual-material DG MOSFET using work-function modulation technique for lower technology nodes. Silicon 2021; 14: 2965-73.
[http://dx.doi.org/10.1007/s12633-021-01095-3]
[14]
Vimala P, Balamurugan NB. Quantum mechanical compact modeling of symmetric double-gate MOSFETs using variational approach. J Semicond 2012; 33(3): 034001.
[http://dx.doi.org/10.1088/1674-4926/33/3/034001]
[15]
Taur Y, Ning TH. Fundamentals of modern VLSI devices. Cambridge, UK: University Press Cambridge 1998.
[16]
Lopez-Villanueva JA, Cartujo-Cassinello P, Gamiz F, Banqueri J, Palma AJ. Effects of the inversion-layer centroid on the performance of double-gate MOSFETs. IEEE Trans Electron Dev 2000; 47(1): 141-6.
[http://dx.doi.org/10.1109/16.817579]
[17]
Frank Laux. Monte Carlo simulation of a 30 nm dual-gate MOSFET: How short can Si go? International Technical Digest on Electron Devices meeting. San Francisco, CA, USA. 1992; pp. 553-556.
[http://dx.doi.org/10.1109/IEDM.1992.307422]
[18]
Kathawala GA, Winstead B, Ravaioli U. Monte Carlo simulations of double-gate MOSFETs. IEEE Trans Electron Dev 2003; 50(12): 2467-73.
[http://dx.doi.org/10.1109/TED.2003.819699]
[19]
Madadi D, Orouji AA. Investigation of short channel effects in SOI MOSFET with 20 nm channel length by a β-Ga2O3 layer. ECS J Solid-State Sci Technol 2020; 94: 045002.
[20]
Khakifirooz A, Cheng K, Kulkarni P, et al. Challenges and opportunities of extremely thin SOI (ETSOI) CMOS technology for future low power and general-purpose system-on-chip applications. Proceedings of 2010 International Symposium on VLSI Technology, System and Application. Hsinchu, Taiwan. 2010; pp.26-28..
[http://dx.doi.org/10.1109/VTSA.2010.5488928]
[21]
Ravishankar R, Kathawala G, Ravaioli U, Hasan S, Lundstrom M. Comparison of monte carlo and NEGF simulations of double gate MOSFETs. J Comput Electron 2005; 4(1-2): 39-43.
[http://dx.doi.org/10.1007/s10825-005-7104-y]
[22]
Maduagwu UA, Srivastava VM. Sensitivity of lightly and heavily dopped cylindrical surrounding double-gate (CSDG) MOSFET to process variation. IEEE Access 2021; 9: 142541-50.
[http://dx.doi.org/10.1109/ACCESS.2021.3121315]
[23]
Maduagwu UA, Srivastava VM. Assessment of quantum scaling length model for cylindrical surrounding double-gate (CSDG) MOSFET. Micro Nanosyst 2021; 13(4): 467-72.
[http://dx.doi.org/10.2174/1876402913666210222141301]
[24]
Sampedro-Matarin C, Gamiz F, Godoy A, Ruiz FJG. The multivalley effective conduction band-edge method for monte carlo simulation of nanoscale structures. IEEE Trans Electron Dev 2006; 53(11): 2703-10.
[http://dx.doi.org/10.1109/TED.2006.882782]
[25]
Gamiz F, Fischetti MV. Monte Carlo simulation of double-gate silicon-on-insulator inversion layers: The role of volume inversion. J Appl Phys 2001; 89(10): 5478-87.
[http://dx.doi.org/10.1063/1.1358321]
[26]
Fischetti MV, Laux SE. Monte Carlo study of electron transport in silicon inversion layers. Phys Rev B Condens Matter 1993; 48(4): 2244-74.
[http://dx.doi.org/10.1103/PhysRevB.48.2244] [PMID: 10008617]
[27]
Saint-Martin J, Bournel A, Aubry-Fortuna V, Monsef F, Chassat C, Dollfus P. Monte Carlo simulation of double gate MOSFET including multi sub-band description. J Comput Electron 2006; 5(4): 439-42.
[http://dx.doi.org/10.1007/s10825-006-0043-4]
[28]
Gámiz F, Roldán JB, Godoy A, Carceller JE, Cartujo P. Double gate silicon on insulator transistors. A Monte Carlo study. Solid-State Electron 2004; 48(6): 937-45.
[http://dx.doi.org/10.1016/j.sse.2003.12.017]
[29]
Iwata H, Matsuda T, Ohzone T. An accurate and computationally efficient method for device simulation with scattering in nanoscale double-gate metal–oxide-semiconductor transistors. Jpn J Appl Phys 2006; 45(5A): 4009-11.
[http://dx.doi.org/10.1143/JJAP.45.4009]
[30]
Sangiorgi E, Palestri P, Esseni D, Fiegna C, Selmi L. The Monte Carlo approach to transport modeling in deca-nanometer MOSFETs. Solid-State Electron 2008; 52(9): 1414-23.
[http://dx.doi.org/10.1016/j.sse.2008.04.007]
[31]
Srivastava V. Signal processing for wireless communication MIMO system with nano-scaled CSDG MOSFET based DP4T RF Switch. Recent Pat Nanotechnol 2015; 9(1): 26-32.
[http://dx.doi.org/10.2174/187221050901150311100954] [PMID: 25986227]
[32]
Colinge JP. Multi-gate SOI MOSFETs. Microelectron Eng 2007; 84(9-10): 2071-6.
[http://dx.doi.org/10.1016/j.mee.2007.04.038]
[33]
Ernst T, Cristoloveanu S, Ghibaudo G, et al. Ultimately thin double-gate SOI MOSFETs. IEEE Trans Electron Dev 2003; 50(3): 830-8.
[http://dx.doi.org/10.1109/TED.2003.811371]
[34]
Reddy GV, Kumar MJ. A New Dual-Material Double-Gate (DMDG) nanoscale soi mosfet—two-dimensional analytical modeling and simulation. IEEE Trans Nanotechnol 2005; 4(2): 260-8.
[http://dx.doi.org/10.1109/TNANO.2004.837845]
[35]
Paramasivam P, Gowthaman N, Srivastava VM. Design and analysis of InP/InAs/AlGaAs based Cylindrical Surrounding Double-Gate (CSDG) MOSFETs with La2O3 for 5-nm technology. IEEE Access 2021; 9: 159566-76.
[36]
Orouji AA, Rahimian M. Leakage current reduction in nanoscale fully-depleted SOI MOSFETs with modified current mechanism. Curr Appl Phys 2012; 12(5): 1366-71.
[http://dx.doi.org/10.1016/j.cap.2012.03.029]
[37]
Wang Q, Cheng X, Zheng L, et al. Enhanced interfacial and electrical characteristics of 4H-SiC MOS capacitor with lanthanum silicate passivation interlayer. Appl Surf Sci 2017; 410: 326-31.
[http://dx.doi.org/10.1016/j.apsusc.2017.03.114]
[38]
Wang Q, Cheng X, Zheng L, et al. Influence of LaSiOx passivation interlayer on band alignment between PEALD-Al2O3 and 4H-SiC determined by X-ray photoelectron spectroscopy. Appl Surf Sci 2018; 428: 1-6.
[http://dx.doi.org/10.1016/j.apsusc.2017.09.099]
[39]
Hamid FA, Alias NE, Johari Z, Hamzah A, Tan MLP, Ismail R. Effect of low-k oxide thickness variation on gate-all-around floating gate with optimized SiO 2 /La 2 O 3 tunnel barrier. Mater Res Express 2019; 6(11): 1150c6.
[http://dx.doi.org/10.1088/2053-1591/ab2869]
[40]
Nichau A, Ozben E D, Schnee M, et al. Lanthanum Lutetium oxide integration in a gate-first process on SOI MOSFETs. Ulis 2011 Ultimate Integration on Silicon. Cork, Ireland. 2011.14-16 Mar;
[http://dx.doi.org/10.1109/ULIS.2011.5757952]
[41]
Gowthaman N, Srivastava VM. Parametric analysis of CSDG MOSFET with La2O3 gate oxide: Based on electrical field estimation. IEEE Access 2021; 9: 159421-31.
[http://dx.doi.org/10.1109/ACCESS.2021.3131980]
[42]
Liu L, Tang W, Lai P. Advances in la-based high-k dielectrics for MOS applications. Coatings 2019; 9(4): 217.
[http://dx.doi.org/10.3390/coatings9040217]
[43]
Ortiz-Conde A, García Sánchez FJ, Muci J. Rigorous analytic solution for the drain current of undoped symmetric dual-gate MOSFETs. Solid-State Electron 2005; 49(4): 640-7.
[http://dx.doi.org/10.1016/j.sse.2005.01.017]
[44]
Gowthaman N, Srivastava VM. Investigations on Cylindrical Surrounding Double-Gate (CSDG) MOSFET using AlxGa1-xAs/InP: Pt with La2O3 oxide layer for fabrication. Recent Pat Nanotechnol 2024; 18(3): 374-85.
[http://dx.doi.org/10.2174/1872210517666230427163447] [PMID: 37132315]
[45]
Paramasivam P, Gowthaman N, Srivastava VM. Design and analysis of gallium arsenide-based nanowire using coupled non-equilibrium green function for rf hybrid applications. Nanomaterials 2023; 13(6): 959.
[http://dx.doi.org/10.3390/nano13060959] [PMID: 36985854]
[46]
Cobianu O, Soffke O, Glesner M. A Verilog-A model of an undoped symmetric dual-gate MOSFET. Adv Radio Sci 2006; 4: 303-6.
[http://dx.doi.org/10.5194/ars-4-303-2006]
[47]
Arefinia Z. Nonequilibrium Green’s function treatment of a new nanoscale dual-material double-gate MOSFET. Physica E 2011; 43(5): 1105-10.
[http://dx.doi.org/10.1016/j.physe.2011.01.010]
[48]
Winstead B, Ravaioli U. A quantum correction based on schrodinger equation applied to Monte Carlo device simulation. IEEE Trans Electron Dev 2003; 50(2): 440-6.
[http://dx.doi.org/10.1109/TED.2003.809431]
[49]
Venugopal R, Paulsson M, Goasguen S, Datta S, Lundstrom MS. A simple quantum mechanical treatment of scattering in nanoscale transistors. J Appl Phys 2003; 93(9): 5613-25.
[http://dx.doi.org/10.1063/1.1563298]
[50]
Mangla A, Sallese JM, Sampedro C, Gamiz F, Enz C. Role of the gate in ballistic nanowire SOI MOSFETs. Solid-State Electron 2015; 112: 24-8.
[http://dx.doi.org/10.1016/j.sse.2015.02.010]
[51]
(a)) Orouji AA, Rahimifar A, Jozi M. A novel double-gate SOI MOSFET to improve the floating body effect by dual SiGe trench. J Comput Electron 2016; 15(2): 537-44.
[http://dx.doi.org/10.1007/s10825-016-0801-x];
(b)) Suk SD, Sadana D, Chen T-C. Single process double gate and variable threshold voltage MOSFET. WO Patent 202307903A1 2023.
[52]
Chowdhury D, De BP, Appasani B, et al. A novel dielectric modulated gate-stack double-gate metal-oxide-semiconductor field-effect transistor-based sensor for detecting biomolecules. Sensors 2023; 23(6): 2953.
[http://dx.doi.org/10.3390/s23062953] [PMID: 36991665]
[53]
Mohapatra SK, Pradhan KP, Artola L, Sahu PK. Estimation of analog/RF figures-of-merit using device design engineering in gate stack double gate MOSFET. Mater Sci Semicond Process 2015; 31: 455-62.
[http://dx.doi.org/10.1016/j.mssp.2014.12.026]
[54]
Li Z, Jiang Y, Zhang L. A Single-Halo Dual-Material Gate SOI MOSFET. 2007 International Workshop on Electron Devices and Semiconductor Technology (EDST). Tsinghua University. 2007; pp. 66-69..
[http://dx.doi.org/10.1109/EDST.2007.4289779]
[55]
Gowthaman N, Paramasivam P, Srivastava VM. Parametric analysis of indium gallium arsenide wafer-based thin body (5 nm) double-gate MOSFETs for hybrid RF applications. Recent Pat Nanotechnol 2024; 18(3): 335-49.
[http://dx.doi.org/10.2174/1872210517666230602095347] [PMID: 37723950]
[56]
Sun Y, Xiaoning W, Jia Q, Yang J. Preparation of modified rare earth lanthanum oxide/polypropylene nonwoven fabric by melt-blown method. J Phy: Conf Series 2022; 2194: 1-6.
[http://dx.doi.org/10.1088/1742-6596/2194/1/012046]

Rights & Permissions Print Cite
Article Metrics
17
2
Wayfinder Image
© 2025 Bentham Science Publishers | Privacy Policy